Abstract-In this paper, we study the band structures of Si and InAs nanowires based on a first-principles calculation and project performance potentials of Si and InAs nanowire fieldeffect-transistors (NWFETs) by using a semiclassical ballistic transport model. We demonstrate that the device performance of InAs NWFETs strongly depends on its cross-sectional dimension and gate oxide thickness. In particular, InAs NWFETs unexpectedly indicate lower current drivability than Si NWFETs as the gate oxide thickness is extremely scaled down to 0.5 nm in the ballistic limit. We discuss the mechanism in terms of operation in quantum capacitance limit (QCL). We also demonstrate that the advantage in the lower power operation with InAs NWFETs reduces when the devices operate in the QCL or higher subbands with a heavier transport effective mass participate in the transport.
I. INTRODUCTION
N ANOWIRES are 1-D nanostructures with carriers confined in the two directions normal to transport. They exhibit interesting physical properties that are noticeably different from those of the bulk and quantum wells. Of particular importance in technology are semiconductor nanowires that have potential applications in many fields, such as optoelectronics, sensors, and particularly integrated logic circuits. Several experimental studies have shown that Si nanowire metal-oxide-semiconductor field-effect transistors (MOSFETs) have excellent electrical properties, e.g., small short-channel effects, particularly in a gate-all-around (GAA) configuration [1] - [4] . Therefore, conventional planar MOSFETs could be replaced by Si nanowire MOSFETs (NWFETs) in the future if their promising performances are concretized. On the other hand, III-V semiconductor nanowires have recently received much attention because of their higher electron mobility and lower effective mass [5] . However, although better electron transport properties are expected with III-V materials, Si has remained the material of choice to fabricate GAA NWFETs due to its well-understood characteristics and compatibility to conventional CMOS technology [4] .
In accordance with the progress in the fabrication technique, a simulation approach beyond semiclassical models based on an effective mass approximation has become indispensable because nanoscale devices are characterized by 3-D material properties varying at the atomistic scale. Recently, a 3-D atomistic quantum transport simulator based on a nonequilibrium Green's function model has been developed to explore NWFETs [4] . It can provide accurate and detailed device performances of NWFETs in the presence of interface roughness, electron-phonon, and impurity scatterings. However, it requires huge computational resources, and thus, it seems to be unfit for a systematic investigation of the performance of NWFETs with various operating conditions and different channel materials.
In this paper, we address a performance comparison between Si and InAs n-channel NWFETs under the ideal ballistic transport. To this end, we employed a first-principles band structure calculation and a top-of-the-barrier (ToB) ballistic MOSFET model [6] , where the ToB model is simple and can readily assess an upper limit performance of atomistic transistors once we obtain the band structure numerically or analytically. First, we calculated the band structures of hydrogen-passivated Si and InAs nanowires by using the Vienna ab initio simulation package (VASP) [7] within the generalized-gradient approximation (GGA) interactions. We adopted the 110 -crystal orientation as the transport direction because of its superior transport characteristics compared with other crystal orientations [8] - [10] and the highest immunity to interface roughness scattering reported in Si nanowires [11] . Then, we estimated the electrical characteristics of Si and InAs NWFETs by incorporating their first-principles band structures into the ToB model. We demonstrate strong dependence of the device performance of InAs NWFETs on its cross-sectional dimension and gate oxide thickness, and the mechanism is discussed in terms of band structure modulation and quantum capacitance.
II. BAND STRUCTURES OF Si AND InAs NANOWIRES
We use square-shaped Si and InAs nanowires grown in the 110 direction, as shown in the insets in Fig. 1 , where 0018-9383/$26.00 © 2011 IEEE quantum-confinement directions are 001 and 110 , and their actual dimensions W are also indicated in the insets. Integers m and n in parentheses (m × n) denote the number of atoms in the 001 and 110 directions, respectively. We considered two different cross sections of W ≈ 2 and 3 nm for both Si and InAs nanowires. The zinc-blende structure was adopted for InAs nanowires [10] , [12] . All surface dangling bonds are passivated by hydrogen (H) atoms, and their positions were carefully adjusted to obtain the most stable electronic states of the nanowires. For Si nanowires, the Si-H distance was set to 1.43 Å, whereas for InAs nanowires, the In-H and As-H distances were 1.76 and 1.52 Å, respectively. The band structures were computed by using the VASP [7] within the GGA exchange-correlation interactions. The cutoff energy was set to 250 eV for both Si and InAs nanowires, and a k-point mesh with 4 × 4 × 1 Monkhorst Pack special points was used. A convergence condition for the self-consistent field was set to 10 −5 eV, which was successfully accomplished in all simulations. The conduction band structures computed for the Si and InAs nanowires are plotted in Fig. 1(a) and (b), respectively, where, in each case, the conduction band minimum is set to E = 0. The valence band structures are omitted since we examine n-channel NWFETs in this study. According to previous theoretical calculations, InAs nanowires with cross sections of 4 nm or less have band gaps of 0.8 eV or more [10] , [12] , [13] . Consequently, we can neglect the bandto-band tunneling leakage current at an OFF-state bias, which will not be included in the ToB model, by choosing a drain bias voltage sufficiently small. As shown in Fig. 1(a) , the Si nanowires have a conduction band minimum at the Γ point due to the k-space projection of the six bulk ellipsoidal bands onto the two quantization planes [8] , [9] , [14] . The electron effective masses of the lowest subbands at the Γ point are also shown in each figure. As previously reported in several literatures [8] , [9] , [14] , the 110 -oriented Si nanowires have a transport mass around 0.13-0.14m 0 , which is smaller than the bulk transverse mass of m t = 0.19m 0 . On the other hand, the 110 -oriented InAs nanowires have an increasing transport mass with decreasing wire width [10] , [12] , [13] . Our effective masses of the InAs nanowires fall within a reasonable range compared with that estimated by an eight-band k · p model [13] , although a different wire orientation, i.e., 100 , is used in [13] .
Furthermore, the effective masses of higher subbands with smaller curvatures are indicated in each panel in Fig. 1 . For Si nanowires, they originally result from the fourfold equivalent valleys located near the X point in bulk Si and appear around the X point even in the 110 -oriented nanowires [8] , [9] , [14] , as shown in Fig. 1(a) . On the other hand, for InAs nanowires, they appear at the Γ point, as shown in Fig. 1(b) . This is because the L valleys in bulk InAs are folded onto the Γ point due to the k-space projection. As shown in Fig. 1 , those higher subbands descend to approach the lowest subband by increasing the nanowire cross section. Therefore, if electrons occupy those higher subbands by increasing the gate voltage or increasing the cross section, the electrical performances are influenced by their heavier transport mass. We will also discuss this point in the next section.
For reference, we examined Si and InAs nanowires with a smaller cross section and found that the transport mass of the InAs nanowire increases to 0.129m 0 for W ≈ 1 nm, which is almost the same as that of the Si nanowires with W = 1-3 nm. Therefore, Si and InAs NWFETs will exhibit similar device performances at around W ≈ 1 nm, although we do not include further discussion on the devices with W ≈ 1 nm in this paper.
III. COMPARISONS OF PERFORMANCE POTENTIALS
OF Si AND InAs NWFETs Fig. 2(a) and (b) shows the schematic diagrams of simulated GAA NWFETs and the ToB model used to calculate the electrical characteristics in the ballistic limit, respectively. In the present ToB model, any scattering mechanisms, including surface roughness scattering at the Si/SiO 2 interface, are not considered. Although this assumption seems impractical, the model intends to investigate the performance potentials of NWFETs with ultimately scaled channel length by considering atomistic band structures. The Si and InAs nanowires with W ≈ 2 and 3 nm, which were simulated in the previous section, are employed as the channel materials, and the gate insulator is assumed to be SiO 2 with two different thicknesses of T ox = 3 and 0.5 nm. The drain voltage is set to 0.4 V, which is sufficiently small so that the band-to-band tunneling leakage current at the OFF-state bias can be neglected. The donor density in the source and the drain is taken as 1.0 × 10 20 cm −3 for Si NWFETs and 2.0 × 10 19 cm −3 for InAs NWFETs, considering the maximum doping concentration limited by the solid solubility of donors [15] , [16] . We assumed perfect electrostatic gate control over the channel, i.e., C D /C G = 0 and C S /C G = 0. However, coupling between the channel and the source/drain may become more serious in InAs NWFETs because of the smaller maximum donor concentration, as aforementioned. It will be an important subject for further study. Fig. 3(a) and (b) shows the I D -V G characteristics computed for T ox = 3 and 0.5 nm, respectively, where the results for four different devices, that is, the Si and InAs NWFETs with the two cross sections, are plotted together in each panel. The vertical axis denotes the drain current density normalized by the perimeter of nanowires to make a comparison under the same gate electrostatics. The OFF-current density is set to 0.01 μA/μm in the present simulations. As shown in the right panels in Fig. 3 , the subthreshold slope is ideal for all devices, and thus, they have the same threshold voltage V t as well. First, we note that, for T ox = 3 nm, the InAs NWFETs exhibit a higher drain current than the Si NWFETs, as expected from the smaller transport effective mass of the lowest subband. By closely looking at Fig. 3(a) , the InAs NWFET with W ≈ 3 nm exhibits a slightly larger drain current than that with W ≈ 2 nm until V G ≈ 0.55 V because of the smaller effective mass, but the situation is opposite beyond V G ≈ 0.7 V. This is due to the electron occupation of the higher subband with a heavier transport effective mass in the InAs NWFET with W ≈ 3 nm, as discussed later. Here, it is particularly worth noting that, as the gate oxide thickness reduces to T ox = 0.5 nm, the drain current of the InAs NWFETs becomes smaller than that of the Si NWFETs for both cross sections. Such unexpected inferiority in the InAs NWFETs is considered due to quantum capacitance of nanowire channels, as discussed later. Fig. 4 shows the computed quantum capacitance values as a function of gate voltage corresponding to the I D -V G characteristics in Fig. 3 , where the results for W ≈ 2 and 3 nm are separately plotted. The vertical axis denotes the quantum capacitance normalized by the perimeter of nanowires. The horizontal dashed lines represent oxide capacitance values determined by C ox = ε ox /T ox . The quantum capacitance was calculated by C Q = ∂(qN )/∂(−U scf /q), where qN and U scf are the charge density per unit length along the channel and the potential energy at the top of the barrier, respectively [6] , [10] , [12] . First, for T ox = 3 nm, C Q 's are larger than or comparable with C ox , as shown in Fig. 4(a) , and thus, both the Si and InAs NWFETs can be assumed to operate in the classical capacitance limit (CCL). As a result, the I D -V G characteristics are basically governed by the transport effective mass of the lowest subband, and the InAs NWFETs with a smaller transport mass indicate a higher drain current, as shown in Fig. 3(a) . In contrast, as shown in Fig. 4(b) , the InAs NWFETs with T ox = 0.5 nm are found to be nearly operating in the quantum capacitance limit (QCL), since their C Q 's are significantly smaller than C ox in the wide range of gate bias. Consequently, the total gate capacitance becomes approximately equal to C Q , and the channel charge density substantially decreases. Here, the rapid increase in C Q 's of the InAs NWFETs at high gate voltages is attributed to the beginning of the electron occupation of the higher subband with a heavier transport mass. In the QCL, the potential within the channel is efficiently moved by increasing the gate voltage unlike the CCL [17] , and hence, the higher subband can be easily involved with the electron transport. This is a unique feature of 1-D nanowire structures having a small density of states.
To confirm the fact that the channel charge density substantially decreases in the QCL, we actually computed channel charge density Q as a function of gate voltage, as shown in the left column in Fig. 5 , where the vertical axis denotes the charge density normalized by the perimeter of nanowires. Note that we compare the charge density per unit length; thus, the channel length is irrelevant to the present discussion. First, we recognize that the InAs NWFETs have smaller charge density than the Si NWFETs for both T ox 's, but a further marked reduction is observed in the case of T ox = 0.5 nm. This represents that the InAs NWFETs with T ox = 0.5 nm actually operate in the QCL, and hence, the induced charge density is drastically decreased [18] . On the other hand, as shown in the right column in Fig. 5 , the averaged electron velocity is larger in the InAs NWFETs for both T ox 's, although it decreases when electrons begin to occupy the higher heavy subband [18] . This indicates that the lower drain current in the InAs NWFETs with T ox = 0.5 nm observed in Fig. 3(b) is primarily due to the drastic reduction in the channel charge density because of the QCL operation. Incidentally, the increase in the averaged velocity of the W ≈ 2 nm Si NWFET by increasing the gate voltage is due to the absence of electron occupation in the higher subband with a heavier transport mass. Then, it contributes to the increase in the drain current of the W ≈ 2 nm Si NWFET, as shown in Fig. 3 .
As presented earlier, InAs NWFETs unexpectedly exhibit a smaller current drive than Si NWFETs in the QCL. On the other hand, performance improvement in terms of the power-delay product (PDP) may be expected due to the QCL operation [13] , [17] , [19] . Then, we next investigate the PDP characteristics. Since the PDP represents the energy required for switching a device, we calculate it by PDP = I ON V DD × (Q ON − Q OFF )/I ON = (Q ON − Q OFF )V DD , which corresponds to charging of the MOS capacitor under bias voltage V DD [20] . Here, Q ON and Q OFF indicate the total charge densities in the channel at ON-and OFF-states, respectively. In this paper, the OFF-state is always set to V DD = 0 V, that is, Q OFF = Q (V DD = 0 V). In addition, since the drain voltage hardly affects the ON-and OFF-states in the ballistic limit, and we assumed perfect electrostatic gate control over the channel, V DD was substituted with gate voltage V G in the present estimation. Fig. 6(a) and (b) shows the computed PDP densities as a function of gate voltage for T ox = 3 and 0.5 nm, respectively, where V D = 0.4 V. The vertical axis denotes the PDP density divided by the in-plane device area, and the channel length is set to 10 nm. It is found that the InAs NWFETs have a smaller PDP density compared with the Si NWFETs for both T ox 's. Particularly, in the case of T ox = 0.5 nm, it exhibits a markedly smaller PDP density, as shown in Fig. 6(b) , which is definitely caused by the smaller channel charge density, that is, the smaller current drive, due to the QCL operation. Therefore, to make a reasonable comparison in power and performance, the PDP densities should be compared under the same I ON condition by adjusting bias voltage V G .
Then, Table I (a) and (b) compares the PDP densities between Si and InAs NWFETs computed at I ON = 1.5 mA/μm for T ox = 3 and 0.5 nm, respectively. Here, the devices with W ≈ 3 nm are considered, whereas the results for W ≈ 2 nm are also indicated in parentheses. It is found that the reduction ratio in the PDP density increases from 0.28 to 0.43 by reducing T ox from 3 to 0.5 nm. This means that the advantage in the lower power operation with InAs NWFETs reduces when the device operates in the QCL, although the power is still saved up to more than 50% by using the InAs nanowire channel with W ≈ 3 nm even in the QCL. In Table I , we also compare ONcurrent densities under the same PDP density as that of the Si NWFET, of which data are listed in the rightmost column. The results indicate that the QCL operation (T ox = 0.5 nm) also restrains a current enhancement by using the InAs nanowire channel. It is also important to assess the figure-of-merit in InAs NWFETs having I ON exceeding 2 mA/μm. To this end, we estimated PDP densities at I ON = 2.5 mA/μm, as shown in Table I (c), where T ox is given as 0.5 nm to reduce the bias voltage below 1.0 V. Here, it is worth pointing out that the advantage of InAs NWFETs drastically reduces, i.e., the power reduction ratio drastically increases to 0.71, and the current drive enhancement is limited to only 1.15. This is due to the participation of the higher subband with a heavier transport effective mass, as mentioned before.
Furthermore, for the NWFETs with W ≈ 2 nm, the power reduction ratio does not drastically change due to T ox and I ON , as shown in the parenthetic numbers in Table I . This is because the effective mass of the InAs nanowire increases in W ≈ 2 nm and also the higher subband with a heavier transport mass is elevated, as previously stated in Fig. 1(b) . Consequently, the influences of the quantum capacitance and the higher subband are mitigated in the case of W ≈ 2 nm. The aforementioned results indicate that the roles of the quantum capacitance and higher subbands with a heavier transport mass are crucial to determine the superiority of InAs NWFETs over Si NWFETs, as a projection under the ideal ballistic transport.
IV. CONCLUSION
In conclusion, we have found that the device performance of InAs NWFETs strongly depends on gate oxide thickness T ox . That is, for T ox = 3 nm, the InAs NWFET indicates a higher drain current than the Si NWFET, but on the contrary, it degrades to indicate the lower current drivability for T ox = 0.5 nm. We have discussed the mechanism and found that the drain current degradation in the InAs NWFET is primarily due to the QCL operation caused by extremely scaling T ox .
However, the QCL requires a much smaller charge density for switching a device, and thus, even in the QCL, lower power switching operation in InAs NWFETs than in Si NWFETs was verified by comparing the PDP densities under the same ON-current condition. On the other hand, we have also found that the advantage in the lower power operation with InAs NWFETs significantly reduces when the devices operate in the QCL or higher subbands with a heavier transport effective mass participate in the transport. Therefore, the influences of the quantum capacitance and higher subbands with a heavier transport mass should be precisely taken into account in the practical design of III-V semiconductor NWFETs.
